Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI. - J. Jeba Johannah; Reeba Korah; G. Maria Kalavathy; Sivanandham (Microelectron. J., 2017)