An efficient bit-level systolic cell design for finite ring digital signal processing applications. - Graham A. Jullien; P. D. Bird; J. T. Carr; Majid Taheri; William C. Miller (J. VLSI Signal Process., 1989)