C. A. J. van Eijk

According to our database1, C. A. J. van Eijk authored at least 15 papers between 1994 and 2001.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2001
Static resource models of instruction sets.
Proceedings of the 14th International Symposium on Systems Synthesis, 2001

2000
A code-motion pruning technique for global scheduling.
ACM Trans. Design Autom. Electr. Syst., 2000

Sequential equivalence checking based on structural similarities.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2000

Register Binding for Predicated Execution in DSP Applications.
Proceedings of the 13th Annual Symposium on Integrated Circuits and Systems Design, 2000

1999
Identification and Exploitation of Symmetries in DSP Algorithms.
Proceedings of the 1999 Design, 1999

1998
GreyHound: A methodology for utilizing datapath regularity in standard design flows.
Integr., 1998

An Efficient Divide and Conquer Algorithm for Exact Hazard Free Logic Minimization.
Proceedings of the 1998 Design, 1998

Sequential Equivalence Checking without State Space Traversal.
Proceedings of the 1998 Design, 1998

1997
A BDD-based verification method for large synthesized circuits.
Integr., 1997

Regular layout generation of logically optimized datapaths.
Proceedings of the 1997 International Symposium on Physical Design, 1997

1996
A Constructive Method for Exploiting Code Motion.
Proceedings of the 9th International Symposium on System Synthesis, 1996

Polarized observability don't cares.
Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, 1996

Exploiting Functional Dependencies in Finite State Machine Verification.
Proceedings of the 1996 European Design and Test Conference, 1996

1995
Run-time consistency checking in discrete simulation models.
Proceedings of the 1995 European Design and Test Conference, 1995

1994
Exploiting Structural Similarities in a BDD-Based Verification Method.
Proceedings of the Theorem Provers in Circuit Design, 1994


  Loading...