Leakage power reduction using the body bias and pin reordering technique. - Jae Woong Chun; Chien-Yi Roger Chen (IEICE Electron. Express, 2016)

Transistor and pin reordering for leakage reduction in CMOS circuits. - Jae Woong Chun; C. Y. Roger Chen (Microelectron. J., 2016)