RISC-V Reward: Building Out-of-Order Processors in a Computer Architecture Design Course with an Open-Source ISA. - Stephen A. Zekany; Jielun Tan; James A. Connelly; Ronald G. Dreslinski (SIGCSE, 2021)