A 0.79 pJ/K-Gate, 83% Efficient Unified Core and Voltage Regulator Architecture for Sub/Near-Threshold Operation in 130 nm CMOS. - Sai Zhang; Jane S. Tu; Naresh R. Shanbhag; Philip T. Krein (IEEE J. Solid State Circuits, 2014)