Modelling and behavioural simulation of a high-speed phase-locked loop for frequency synthesis. - K. Kalita; Jayanta Handique; Tulshi Bezboruah (IET Signal Process., 2012)