An experimental system for power/timing optimization of LSI chips. - Barbara J. Agule; Jean Davies Lesser; Albert E. Ruehli; Peter K. Wolff Sr. (DAC, 1977)

An Experimental Delay Test Generator for LSI Logic. - Jean Davies Lesser; John J. Shedletsky (IEEE Trans. Computers, 1980)