Using on-chip test pattern compression for full scan SoC designs. - Helmut Lang; Jens Pfeiffer; Jeff Maguire (ITC, 2000)