A PLL clock generator with 5 to 110 MHz of lock range for microprocessors. - Ian A. Young; Jeffrey K. Greason; Keng L. Wong (IEEE J. Solid State Circuits, 1992)