A 3X-oversampling hybrid clock and data recovery circuit with programmable bandwidth. - Jia-An Jheng; Wei-Sung Chang; Tai-Cheng Lee (VLSI-DAT, 2014)