A Low-delay Configurable Register for FPGA. - Zhi-Yin Lu; Jia-Feng Liu; Yunbing Pang; Zhengjie Li; Yufan Zhang; Jin-Mei Lai 001; Jian Wang 036 (ASICON, 2019)