Simulation Environment with Customized RISC-V Instructions for Logic-in-Memory Architectures. - Jia-Hui Su; Chen-Hua Lu; Jenq-Kuen Lee; Andrea Coluccio; Fabrizio Riente; Marco Vacca; Marco Ottavi; Kuan-Hsun Chen (CoRR, 2023)