VLSI architecture and implementation for FS1016 CELP decoder with reduced power and memory requirements. - An-Nan Suen; Jhing-Fa Wang; Jia-Lang Lin (Integr., 1997)