A Scan-Based Lower-Power Testing Architecture for Modern Circuits. - Jiann-Chyi Rau; Jia-Xiang Wang 004 (ISPACS, 2021)