A 5.9-to-6.9 GHz digital sub-sampling PLL with static phase error control technology achieving 178fs RMS integrated jitter. - Xueming Wei; Jiami Tang; Linzheng Lu; Leitong Xie (Microelectron. J., 2025)