A novel minloop SB design to improve FPGA routability. - JIanDe Yu; Jinmei Lai 001 (FPGA, 2009)