TSVs-aware floorplanning for 3D integrated circuit. - Jieliang Lu; Qin Wang 009; Jing Xie 010; Zhigang Mao (ASICON, 2013)