Architectural Design of a Fast Floating-Point Multiplication-Add Fused Unit Using Signed-Digit Addition. - Chichyang Chen; Liang-An Chen; Jih-Ren Cheng (DSD, 2001)