Interconnect enhancements for a high-speed PLD architecture. - Michael D. Hutton; Vinson Chan; Peter Kazarian; Victor Maruri; Tony Ngai; Jim Park; Rakesh H. Patel; Bruce Pedersen; Jay Schleicher; Sergey Y. Shumarayev (FPGA, 2002)