2-stage ESD protection circuit with high holding voltage and low trigger voltage for high voltage applications. - Byung-Seok Lee; Hee-Guk Chae; Yong-Seo Koo; Kyeong-Il Do; Jin-Woo Eo (ICEIC, 2019)