A mixed-signal simulator for VHDL-AMS. - Liyi Xiao; Bin Li; Yizheng Ye; Guoyong Huang; JinJun Guo; Peng Zhang (ASP-DAC, 2001)