A novel architecture for LZSS compression of configuration bitstreams within FPGA. - Radek Isa; Jirí Matousek 003 (DDECS, 2017)