A new on-chip ESD protection circuit with dual parasitic SCR structures for CMOS VLSI. - Chung-Yu Wu; Ming-Dou Ker; Chung-Yuan Lee; Joe Ko (IEEE J. Solid State Circuits, 1992)