Automated formal verification of processors based on architectural models. - Ulrich Kühne; Sven Beyer; Jörg Bormann; John Barstow (FMCAD, 2010)