A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback. - John Colby Hoffman; Marios S. Pattichis (Int. J. Reconfigurable Comput., 2011)