A low jitter clocking strategy for a 7.5-Gb/s SerDes array in 65nm CMOS technology. - Paul Madeira; Marc-Andre LaCroix; John Hogeboom (ESSCIRC, 2007)