A Fault Modeling Technique to Test Memory BIST Algorithms. - Raja Venkatesh; Sailesh Kumar; Joji Philip; Sunil Shukla (MTDT, 2002)