A Decomposition Workflow for Integrated Circuit Verification and Validation. - Adam G. Kimura; Jon Scholl; James Schaffranek; Matthew Sutter; Andrew Elliott; Mike Strizich; Glen David Via (J. Hardw. Syst. Secur., 2020)