Four-Input Lookup Table (LUT4) and Architectural Enhancements Enable Power Efficient Mid-Range FPGAs. - Satwant Singh; Michael Schneider; Ziad Aboud; Jonathan Peterson; Senani Gunaratna; Ting Yew; Cindy Lee; Rick Crotty (FPL, 2025)