1-5.6 Gb/s CMOS clock and data recovery IC with a static phase offset compensated linear phase detector. - Sangjin Byun; Chung Hwan Son; Jongil Hwang; Byung-Hun Min; Mun-Yang Park; Hyun-Kyu Yu (IET Circuits Devices Syst., 2013)