Pipelined architecture for fast CMOS buffer RAMs. - Doris Schmitt-Landsiedel; Bernhard Hoppe; Gerd Neuendorf; Maria Wurm; Josef Winnerl (IEEE J. Solid State Circuits, 1990)