A formal design verification system based on an automated reasoning system. - Anthony S. Wojcik; Joseph Kljaich Jr.; Nagendra C. E. Srinivas (DAC, 1984)

Formal Verification of Fault Tolerance Using Theorem-Proving Techniques. - Joseph Kljaich Jr.; Brian T. Smith; Anthony S. Wojcik (IEEE Trans. Computers, 1989)