Logical Effort Analysis of various VLSI design algorithms. - Rommel M. Anacan; Josephine L. Bagay (ICCSCE, 2015)