A Force-Directed Scheduling based architecture generation algorithm and design tool for FPGAs. - Matthew Areno; Brandon Eames; Joshua Templin (J. Syst. Archit., 2010)

A new power-aware FPGA design metric. - Joshua Templin; Jason R. Hamlet (J. Cryptogr. Eng., 2015)