A novel power noise simulation methodology for chip design using Wafer Level Chip Scale Packaging. - Yipin Wu; Zhigang Hao; Jingchun Han; Joy Tsai (VLSI-DAT, 2014)