Gate Sizing for Power-Delay Optimization at Transistor-level Monolithic 3D-Integrated Circuits. - Juliano C. Zanelli; Carolina Metzler; Ricardo Augusto da Luz Reis (LASCAS, 2020)