Design of a second-level cache chip for shared-bus multimicroprocessor systems. - Kunio Uchiyama; Hirokazu Aoki; Osamu Nishii; Susumu Hatano; Osamu Nagashima; Kanji Oishi; Jun Kitano (IEEE J. Solid State Circuits, 1991)