Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage. - Junius Pun; Xilai Dai; Grace Zgheib; Mahesh A. Iyer; Andrew Boutros; Vaughn Betz; Mohamed S. Abdelfattah (CoRR, 2025)