Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories. - Wei Liu; Junrye Rho; Wonyong Sung (SiPS, 2006)