A power driven two-level logic optimizer. - Jyh-Mou Tseng; Jing-Yang Jou (ASP-DAC, 1997)

Two-level logic minimization for low power. - Jyh-Mou Tseng; Jing-Yang Jou (ACM Trans. Design Autom. Electr. Syst., 1999)