A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications. - Pao-Lung Chen; Ching-Che Chung; Jyh-Neng Yang; Chen-Yi Lee (IEEE J. Solid State Circuits, 2006)