A Fast-Lock Low-Power Subranging Digital Delay-Locked Loop. - Hsin-Shu Chen; Jyun-Cheng Lin (IEICE Trans. Electron., 2010)