Logic Design Considerations for 0.5-Volt CMOS. - K. Joseph Hass; Jack Venbrux; Prakash Bhatia (ARVLSI, 2001)