Minimization of Via-Induced Signal Reflection in On-Chip High Speed Interconnect Lines. - K. Soorya Krishna; M. S. Bhat 001 (Circuits Syst. Signal Process., 2012)