An array processor architecture for support vector learning. - K. To; Cheng-Chew Lim; Andrew Beaumont-Smith; Michael J. Liebelt; W. Marwood (KES, 1999)