A 2.5Gb/s oversampling clock and data recovery circuit with frequency calibration technique. - Kai Pong Wu; Ching-Yuan Yang; Jung-Mao Lin (APCCAS, 2008)