Analysis of Logic Gates for Generation of Switching Sequence in Symmetric and Asymmetric Reduced Switch Multilevel Inverter. - Kanike Vinod Kumar; R. Saravana Kumar (IEEE Access, 2019)