Low power-area designs of 1bit full adder in cadence virtuoso platform. - Karthik Reddy G (CoRR, 2013)