Hierarchical design verification for large digital systems. - Tohru Sasaki; Akihiko Yamada; Toshinori Aoyama; Katsutoshi Hasegawa; Shunichi Kato; Shinichi Sato (DAC, 1981)